I wonder if you could solve some of the issues by building each component in an FPGA and wiring up as appropriate to simulate the timing/sync better vs. emulating the entire system at once.

http://www.youtube.com/watch?v=onBmiHoOxGs